


REVISION RECORD		DATE	Model No.: JMT07-01					
1			Part No.: SPEC- JMT07-01				VER.:	A
2			DESIGNER	CHECKED	APPROVED	DATE	SHEET:	1/3
3							UNIT:	mm

Pin No.	Symbol	I/O	Function	Remark
1	V <sub>LED+</sub>	P	Power for LED backlight (Anode)	
2	V <sub>LED+</sub>	P	Power for LED backlight (Anode)	
3	V <sub>LED-</sub>	P	Power for LED backlight (Cathode)	
4	V <sub>LED-</sub>	P	Power for LED backlight (Cathode)	
5	GND	P	Power ground	
6	V <sub>COM</sub>	I	Common voltage	
7	DV <sub>DD</sub>	P	Power for Digital Circuit	
8	MODE	I	DE/SYNC mode select	Note 1
9	DE	I	Data Input Enable	
10	VS	I	Vertical Sync Input	
11	HS	I	Horizontal Sync Input	
12	B7	I	Blue data(MSB)	
13	B6	I	Blue data	
14	B5	I	Blue data	
15	B4	I	Blue data	
16	B3	I	Blue data	
17	B2	I	Blue data	
18	B1	I	Blue data	Note 2
19	B0	I	Blue data(LSB)	Note 2
20	G7	I	Green data(MSB)	
21	G6	I	Green data	
22	G5	I	Green data	
23	G4	I	Green data	
24	G3	I	Green data	
25	G2	I	Green data	
26	G1	I	Green data	Note 2

深圳市精诚显示技术有限公司

REVISION RECORD		DATE	Model No.: JMT07-01					
1			Part No.: SPEC- JMT07-01				VER.:	A
2			DESIGNER	CHECKED	APPROVED	DATE	SHEET:	2/3
3							UNIT:	mm

27	G0	I	Green data(LSB)	Note 2
28	R7	I	Red data(MSB)	
29	R6	I	Red data	
30	R5	I	Red data	
31	R4	I	Red data	
32	R3	I	Red data	
33	R2	I	Red data	
34	R1	I	Red data	Note 2
35	R0	I	Red data(LSB)	Note 2
36	GND	P	Power Ground	
37	DCLK	I	Sample clock	Note 3
38	GND	P	Power Ground	
39	L/R	I	Left / right selection	Note 4,5
40	U/D	I	Up/down selection	Note 4,5
41	V <sub>GH</sub>	P	Gate ON Voltage	
42	V <sub>GL</sub>	P	Gate OFF Voltage	
43	AV <sub>DD</sub>	P	Power for Analog Circuit	
44	RESET	I	Global reset pin.	Note 6
45	NC	-	No connection	
46	V <sub>COM</sub>	I	Common Voltage	
47	DITHB	I	Dithering function	Note 7
48	GND	P	Power Ground	
49	NC	-	No connection	
50	NC	-	No connection	

I: input, O: output, P: Power

Note 1: DE/SYNC mode select. Normally pull high.

When select DE mode, MODE="1", VS and HS must pull high.

When select SYNC mode, MODE="0", DE must be grounded.

Note 2: When input 18 bits RGB data, the two low bits of R,G and B data must be grounded.

Note 3: Data shall be latched at the falling edge of DCLK.